Category(s) Selected [start over]

KnowledgeBase [see results below]. To refine your results, select another category.

PXIe-1065 功能介绍 PXI Express 插槽通过指定的 x4 link 直接连接至控制器槽并可提供每槽(槽 7和8)高达 1GB/s 的带宽. 由于开销,芯片优化等原因, 这些槽实际上可以 提供大约800 MB/s 上行(输入板卡执行写内存操作)带宽和400 MB/s 下行带宽. URL: http://digital.ni.com/public.nsf/allkb/A1005B27375BBE618625736600242B04

PXIe Revision B Chassis Performance • I have a URL: http://digital.ni.com/public.nsf/allkb/59EDF1406F1FCEF586257307006C1B15

Can a PXI Card Taller than 100mm Fit in a PXI Chassis? I have a PXI card that is taller than the 100mm standard height. Will my PXI card fit in a NI Chassis? URL: http://digital.ni.com/public.nsf/allkb/8F8D54D39D47BF37862572C7006B4978

Line Reguration と Load Reguration の違い PXI-1042シャーシを使っています。NI PXI-1042 Series User ManualのSpecificationsを見ると、Line Reguration と Load Reguration という項目があり、電圧の範囲が異なっています。例えば、12Vのラインは、Line Reguration では、12V±0.1%（11.88～12.12V）となっていて、 Load Reguration では、12V URL: http://digital.ni.com/public.nsf/allkb/A137252DBFA6537F862572C6002739B2

在PXI/SCXI混和机箱中不能通过SCXI背板访问模拟输出通道 我正在用一个PXI-1050混合机箱，在这个PXI系统的最右边槽位上有一块MIO板卡。我想用SCXI-1180通过SCXI背板访问这块MIO板卡上的模拟输出通道，但是在这些信号输出端我得不到任何值。 URL: http://digital.ni.com/public.nsf/allkb/00D9387748E09B2F862572C400321042

How Can I Programmatically Clear PXI Trigger Routes or Reset the Chassis? I have either routed lines programmatically in LabVIEW or statically in MAX. At this point it is unclear what routes currently exist, so I would like to just reset the chassis and clear all routes. How can I do that? URL: http://digital.ni.com/public.nsf/allkb/BC3A1609E4CB2D6B862572C3005A742B

NI PXI Chassis Rack Mount Kits Standard Compatibility What standard are the NI PXI chassis rack mount kits compatible with? Are they compatible with EIA compliant racks? URL: http://digital.ni.com/public.nsf/allkb/5862602AA67C444A862572C2005B7152

Cannot Access Signals such as Analog Output Through SCXI Backplane Communication in a PXI/SCXI Combination Chassis I am using a PXI-1050 combination chassis with a supported MIO card in the right-most slot of the PXI system. I am trying to access the analog output signals from the MIO board by using an SCXI-1180 to read the signals through the SCXI backplane, but I am unable to get any readings from URL: http://digital.ni.com/public.nsf/allkb/2E4B88FDAD56DDD3492572AC0078E845

システムがPXIシャーシを使った構成になっているかを知る方法 実行ファイルを配布しようと思っていますが、実行環境がPXIかそうでないかによって設定を変更する必要があります。LabVIEWの実行環境や開発環境がPXIシャーシを使った環境か、プログラムで知ることはできますか？ URL: http://digital.ni.com/public.nsf/allkb/CAAB9752CAE13C5786257281001801EA

NI PXI-103x Chassis Synchronization Troubleshoot When I route synchronization signals on a NI PXI-103x I do not get the expected results. What is the problem? URL: http://digital.ni.com/public.nsf/allkb/2E9F6CE7930B94208625727D00809E3F