Category(s) Selected [start over]

KnowledgeBase [see results below]. To refine your results, select another category.

Erasing FPGA Flash Memory Problem: How can I erase the contents of the flash memory on my FPGA board? Solution: If you have the NI-RIO Driver 2.1 (or later) installed on your computer, then this can be done by using the RIO Device Setup Utility. This utility can be invoked through an open LabVIEW project (8. URL: http://digital.ni.com/public.nsf/allkb/4789525480C3B78C8625714000746BFD

FPGA 플래쉬 메모리 지우기 FPGA 보드의 플래쉬 메모리의 내용을 어떻게 지울수 있습니까? URL: http://digital.ni.com/public.nsf/allkb/6C74573A17918DCF8625714600188A81

How Do I Synchronize the FPGA Clock in my R-Series Intelligent I/O Board to my PXI clock? I would like to synchronize the FPGA clock of my R-series PXI board to the 10 MHz clock in the PXI backplane. Where can I select this setting? URL: http://digital.ni.com/public.nsf/allkb/53306F0FDA486B298625738A007B130F

How Do I Synchronize the FPGA Clock in my R-Series Intelligent I/O Board to my PXI clock? I would like to synchronize the FPGA clock of my R-series PXI board to the 10 MHz clock in the PXI backplane. Where can I make this setting? URL: http://digital.ni.com/public.nsf/allkb/D108D4AF937524CA862570FF004C2A48

R系列Intelligent I/O Board的FPGA Clock要如何和PXI clock作同步的動作？ 我想將R系列PXI卡片上的FPGA clock和PXI背板的10 MHz clock作同步的動作。有相關的選項可以完成這樣的設定嗎？ URL: http://digital.ni.com/public.nsf/allkb/52138E285066FA8D86257405000C8234

783xR FPGA 卡的類比輸入模式設定 重新啟動電腦或是PXI機箱來讓 FPGA 卡讀取存在 flash memory 中的新的屬性值 Note: 這會設定所有的類比輸入通道的輸入模式。在不同的模式下要如何連接訊號 ，請參考以下連結的使用手冊。 URL: http://digital.ni.com/public.nsf/allkb/60F921B05EF0FBB88625735B00397CFC

Analog Input Mode Configuration of 783xR FPGA Board In LabVIEW 8.0 and higher, the analog input mode of the FPGA board is software selectable from within the Project Explorer. Follow the steps below to configure the analog input configuration for your 783XR board if using LabVIEW 8.2. URL: http://digital.ni.com/public.nsf/allkb/08EF26D2E9041BC6862570E0001E442E

FPGA 783xRシリーズデバイスのアナログ入力構成の設定方法 FPGA 783xRシリーズデバイスのアナログ入力構成はどのように設定しますか？ URL: http://digital.ni.com/public.nsf/allkb/83004A2C9E3200B7862570E500342E48

LV 8.0에서 783xR의 아날로그 입력 모드 설정 방법 LV 8.0에서 783xR의 아날로그 입력 모드를 어떻게 설정해야 합니까? URL: http://digital.ni.com/public.nsf/allkb/98853E6BCEA48EAD8625717D001C90A7

How to Reconnect to the LabVIEW FPGA Compile Server I disconnected my compiler client from the compile server and when I tried to reconnect to the FPGA VI by hitting Build in FPGA Project Manager it will recompile again. How can I reconnect to the server without compiling the VI again? URL: http://digital.ni.com/public.nsf/allkb/417E4AE5B5C74BEE862570BB00087933