Cart
|
Help
NI Home
>
Support
> KnowledgeBase
KnowledgeBase
Select your country
Category(s) Selected
[
start over
]
Question Type
: Unexpected Behavior/ Bad Reading [
remove
] ,
Software
: LabVIEW Modules [
remove
] ,
31-40 of
205
KnowledgeBase [
see results below
]. To refine your results, select another category.
Software
DSC Module
(32)
DSP Module
(3)
Embedded Development Module
(3)
Embedded Module for Blackfin Processors
(1)
FPGA Module
(40)
PDA Module
(48)
Real-Time Module
(64)
Simulation Module
(3)
SoftMotion Development Module
(5)
Touch Panel Module
(1)
More...
Vision Development Module
(8)
Hardware
Compact FieldPoint
(2)
CompactDAQ
(3)
CompactRIO
(6)
FieldPoint
(1)
Image Acquisition (IMAQ)
(1)
PXI/CompactPCI
(3)
Reconfigurable I/O (RIO)
(2)
SCXI
(1)
Document Languages
English
(121)
Spanish
(3)
French
(1)
Japanese
(21)
Chinese (Simplified)
(17)
Chinese (Traditional)
(17)
Korean
(25)
Search KnowledgeBase Documents:
Sort by:
Date (Most recent)
Title (A-Z)
31-40 of
205
Previous
|
Next
当我在MAX 4.2.1或更早版本上使用装有LabVIEW Real-Time 8.5的cRIO-901x时,出现LabVIEW Runtime error
在我的安装了LabVIEW Real-Time 8.5的控制器上,当我在MAX中对cRIO-901x展开Software tab时,遇到了一些错误信息。其中的一条错误信息指出了启动LabVIEW Runtime的错误,并且提示重装该产品并且联系National Instruments.当我从该控制器上安装/卸载软件时,另一条消息对话框提示该
URL:
http://digital.ni.com/public.nsf/allkb/119A978A104B95DC862573570044166F
Can I Move a File That is Still Being Written to?
When I try to move a file that is being written to, the file will be moved with the data acquired before the move. The write operations do not yield errors even though nothing is being written. This file might become a lost cluster, recoverable with a Win98 boot disk that has the SCANDISK or
URL:
http://digital.ni.com/public.nsf/allkb/4158FAE08C37DF0E862572DB006887AA
'Error: Could not find compile information' after Compiling an FPGA VI
After my FPGA VI is finished compiling instead of seeing the compile report I see the error message: Could not find compile information. Please check the Compile Server for more details. However, the compile server report says that the bitstream
URL:
http://digital.ni.com/public.nsf/allkb/7C66E05502AABF018625729500573E2D
Measurement & Automation Explorer is Slow When a Mapped Motion Controller is not Reachable
When I disconnect or shut down my PXI system, my mapped motion controller appropriately gets a red X but Measurement & Automation Explorer (MAX) starts responding very slowly. What is going on and what can I do about it?
URL:
http://digital.ni.com/public.nsf/allkb/E77CCB07ED7A7E5F86257287007431E9
Cannot Change Real-Time (RT) Controller's IP Address through LabVIEW Project
I have a LabVIEW project with an RT controller as a target. When I right-click on the RT target and navigate to
Properties
, I cannot change the IP address or DNS name entry. However, I can change all settings in MAX. Why can I not change the IP address through the LabVIEW project?
URL:
http://digital.ni.com/public.nsf/allkb/8A9C9364F66ED04686257266007D9362
Problems Reading from DELL Axim X51 with Quatech Dual Serial Port CF Card (DSCF-100)
I am using the LabVIEW 8.20 PDA Module with a Dell Axim X51 running Windows Mobile 5.0. My LabVIEW VI performs a write operation on a serial com port via the type II compact flash slot with a third party Quatech dual serial port CF card (DSCF-100). The VI works writing to the port but it can't
URL:
http://digital.ni.com/public.nsf/allkb/9BE31CFC133D9A3286257259004EE3DB
LabVIEW Crash When Closing Project or Mass Compiling
Why do I see the attached fatal error message and what can I do to keep from losing work?
URL:
http://digital.ni.com/public.nsf/allkb/D7A538EF7887396E86257243005ACCBB
Power Requirements for the PPC-2015
I am using the PPC-2015 in a remote location where standard AC outlets are not available. To power the device, I need to use a DC voltage source with an inverter, but I do not know what the specifications are to power the device. What are the power requirements for the PPC-2015?
URL:
http://digital.ni.com/public.nsf/allkb/FB590D6664ADD7CA862572270006F897
Timed Loop Behavior on FPGA Target
My FPGA code contains a timed loop structure. I've set the Period (dt) of my loop to 100 ticks of the 40MHz clock. However, when I compile and run my FPGA code, the loop seems to run at a full 40MHz without waiting the 100 ticks between loop cycles like I specified. Why is
URL:
http://digital.ni.com/public.nsf/allkb/F8D89E07C355EF87862572150062CC85
在FPGA目標端Timed Loop的執行動作
我的FPGA程式碼包含一個timed loop結構。我設定這個loop的Period (dt)為100 ticks,且其clock頻率為40MHz。然而,當我編譯並執行我的FPGA程式碼時,這個loop似乎是以40MHz的速度來執行,在現在的loop與下個loop的執行之間並沒有如我預期的等待100 ticks。為什麼會這■>
URL:
http://digital.ni.com/public.nsf/allkb/191AC6DCB39521BA862573AD00073D82
Sort by:
Date (Most recent)
Title (A-Z)
31-40 of
205
Previous
|
Next
Search KnowledgeBase Documents: