Category(s) Selected [start over]

KnowledgeBase [see results below]. To refine your results, select another category.

在运行FPGA VI时会收到一条“Invalid Bitfile”的错误消息 在试图运行FPGA VI时，收到一条"Invalid Bitfile"的错误消息，而这个VI是刚刚被编译过的。为什么这个位流文件是无效的？ URL: http://digital.ni.com/public.nsf/allkb/CE5D1BAFB3CEF3C88625742B0005D766

Why Won't My PXI-7830R VI Compile When Using a Clock Derived From PXI CLK10? 1/TESTPX~1/toplevel_gen.vhd" Line 1449. URL: http://digital.ni.com/public.nsf/allkb/318A188B427291AC862573390013A232

Open FPGA VI Reference VI时出现 -61024 错误 我的主机端VI从 Open FPGA VI Reference 节点返回 -61024错误。为什么会这样？ URL: http://digital.ni.com/public.nsf/allkb/E4155060FCB4000E4825718100250B45

Error 1073807346: Error Occured at VISA Open and NI-RIO Open: Given Session or Object Reference is Invalid I am done writing and compiling my FPGA code and I want to run it. However, when I use the Open FPGA Reference and Invoke nodes on my host VI, when I hit the Run button, I get the following error:Error occured at VISA Open and NI-RIO open. The given session or object reference is URL: http://digital.ni.com/public.nsf/allkb/8203C68AF60F4259862571490077FFF3

Unable to Open Session to “visa://IP Address/PXI2::15::INSTR” I have installed the necessary software and configured all hardware for my PXI controller, but each time I try to access any of the devices I get the following error.Unable to open session to “visa://192.168.99.5/PXI2::15::INSTR”Return status code: 0xBFFF00A8Status name: URL: http://digital.ni.com/public.nsf/allkb/293080923B466C9A86257141005775FD

Error -61024 from Open FPGA VI Reference VI My host VI returns error -61024 from the Open FPGA VI Reference node. Why is this happening? URL: http://digital.ni.com/public.nsf/allkb/D38422861E5BBD3B8625704300577849

Open FPGA VI Reference VI 에서의 에러 -61024 저의 host VI가 Open FPGA VI Reference 노드로부터 에러 -61024가 발생합니다. 왜 발생하는 것입니까? URL: http://digital.ni.com/public.nsf/allkb/F2E6C419EF5541B98625704B0003D441

Error when Building FPGA VI with 16 32-bit Multiplication Functions I have an FPGA VI that has 16 32-bit multiplication functions. When I try to build it, at the end of the compilation, I get an error from the LabVIEW FPGA Compile Server. Why am I getting this error, and how can I prevent it? URL: http://digital.ni.com/public.nsf/allkb/E92FB7824198EF6086256E92007179C0